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Abstract 
We introduce linear network coding on parallel architecture for 
multi-source finite acyclic network. In this problem, different 
messages in diverse time periods are broadcast and every non-
source node in the network decodes and encodes the message 
based on further communication.We wish to minimize the 
communication steps and time complexity involved in transfer of 
data from node-to-node during parallel communication.We have 
used Multi-Mesh of Trees (MMT) topology for implementing 
network coding. To envisage our result, we use all-to-all 
broadcast as communication algorithm. 
Keywords: Coding, information rate, broadcasting. 
1. Introduction 
Shuo-Yen et al. [1] prove constructively that by linear 
coding alone, the rate at which a message reaches each 
node can achieve the individual max-flow bound. Also, 
provide realization of transmission scheme and practically 
construct linear coding approaches for both cyclic and 
acyclic networks. [16] shows that network coding is 
necessity to multicast two bits per unit time from a source 
to destinations. It also showed that the output flow at a 
given node is obtained as a linear combination of its input 
flows. The content of any information flowing out of a set 
of non-source nodes can be derived from the accumulated 
information that has flown into the set of nodes. Shuo-Yen 
et al. described an approach on network information flow 
and improved the performance in data broadcasting in all-
to-all communication in order to increase the capacity or 
the throughput of the network.   
 
[7] selected the linear coefficients in a finite field of 
opportune size in a random way. In this paper packetizing 
and buffering are explained in terms of encoding vector 
and buffering the received packets. It showed that each 
node sends packets obtained as a random linear 
combination of packets stored in its buffer and each node 
receives packets which are linear combinations of source 
packets and it stores them into a matrix. While Widmer et. 
al. [8] gave an approach with energy efficient broadcasting 
in network coding. Subsequent work by Fragouli et. al. [9] 
gave two heuristics and stated that each node in the graph 
is associated with a forwarding factor. A source node 
transmits its source symbols (or packets) with some 
parameters bounded by this forwarding factor. And when a 
node receives an innovative symbol, it broadcast a linear 
combination over the span of the received coding vector. 
[10] deals with network coding of a single message over 
an acyclic network. Network coding over undirected 
networks was introduced by [11] and this work was 
followed by [12], [13]. The network codes that involve 
only linear mapping with a combination of global and 
local encoding mapping involves linear error-correction 
code [14], [15], [16] and [17] have also been presented. 
 
We present an approach for parallel network in which 
network coding is employed to perform communication 
amid the nodes. The association among network coding 
and communication algorithm establishes a more efficient 
way to transfer data among the nodes. We consider 
parallel multi-source multicast framework with correlated 
sources on MMT architecture [18]. We use a randomized 
approach in which, other than the receiving nodes all 
nodes perform random linear mapping from inputs on 
outputs (see figure 1). In each incoming transmissions 
from source node, the destination node has knowledge of 
overall linear combination of that data set from source. 
This information is updated at each coding node, by 
applying the same linear mapping to the coefficient 
vectors as applied to the information signals. As an 
example, assume that in a directed parallel network (Ň) the 
source node Þ1 (unique node, without any incoming at that 
instant of time) sends a set of two bits (đ1, đ2) to node Þ2, 
Þ3 and Þ4, Þ7 (figure 1). 
 
Network (Ň) in figure 1 is used to show information 
multicast with network coding at each node. Node Þ1 
multicast data set (đ1, đ2) to destination nodes Þ3 and Þ7. 
Any receiving non-destination node, truncheons randomly 
chosen coefficient of finite fields with the received data 
before transferring to other nodes. The compressive 
transmission throughout network (Ň) is heralded in 
following steps of Table 1. 
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Fig. 1.A network (Ň) used, as an example, to explain LNC with 
coefficient added at each data transfer from different nodes (the network 
has seven nodes Þ1, Þ2...Þ7 and nine edges Þ1 Þ2, Þ1 Þ4, Þ2 Þ5, Þ4 Þ5, Þ2 
Þ3, Þ5 Þ6, Þ4 Þ5, Þ6 Þ3, Þ6 Þ7 directed in this order). (đ1, đ2) is the set of 
data being multicast to destinations, and coefficients ζ1, ζ2…ζ6 are 
randomly chosen elements of a finite field. Each link represents the data 
transmission. 
 
Table 1: Compressive transmission in Network (Ň). 
S. No Source  
Node 
Destination 
Node 
Coefficient 
Clubbed 
Data to send further 
1 Þ1 Þ2and Þ4 (ζ1, ζ2 and 
ζ3, ζ4) 
ζ1đ1+ζ2đ2 and ζ3đ1+ζ4đ2 
2 Þ2, Þ4 Þ5 (ζ5 and ζ6) ζ5(ζ1đ1+ζ2đ2)+ζ6(ζ3đ1+ζ4đ2) 
3 Þ5 Þ6  ζ5(ζ1đ1+ζ2đ2)+ζ6(ζ3đ1+ζ4đ2) 
4 Þ6 Þ7  (đ1, đ2) 
 
This approach indicates that using network coding 
efficient multicast of diverse data in a network is possible. 
It is also right to say that the flow of information and flow 
of physical commodities are two different things [1]. So, 
the coding of information does not increase the 
information content. The capacity of a network to transmit 
information from the source to destination can become 
higher if the coding scheme becomes wider but it is 
limited to max-flow for a very wide coding scheme [1]. 
 
Now, as parallel networks contribute in data 
communication within several nodes in parallel, it is 
required to have higher capacity of such networks to 
transmit information. In senseto increase capacity of data 
communication in parallel networks we have implemented 
network coding on parallel architecture (MMT). To 
examine the performance of this network with network 
coding we have implemented this approach with existing 
All-to-All Broadcast algorithm (AAB) [19] on this 
architecture. In consecutive sections we have also shown 
that this approach has reduced the chance of error and 
increased the capacity of network to transmit data between 
nodes. For parallel transmission of information linearity of 
coding makes encoding (at source) and decoding (at 
receiving end) easy to contrivance. We do not address the 
problem which may or may not occur because of this 
approach, but have identified the possibilities of errors 
after implementation. 
 
The remaining paper is organized in five sections. In 
section second our basic model and preliminaries are 
illustrated. In basic model, notions used for linear–code 
multicast in parallel architecture (LCM-PA) and 
definitions are explained. In section third, implementation 
of AAB on parallel network-MMT is explained. In section 
forth, LNC is implemented using LCM-PA, it is illustrated 
using AAB algorithm on MMT [19]. The fifth section is 
used for results and simulations. In section sixth, we are 
concluding this paper and future scope of LCM-PA is 
given in this section. The basic definition, theorems and 
lemma used in this paper are explained in appendix. 
2. Model and Preliminaries 
A parallel network is represented as a directed graph G 
(V, E), where V is the set of nodes in network and E is the 
set of links, such that, from node i to j for all (i, j)אE, 
where node i and j are called the origin and destination, 
respectively, of link (i, j), information can be sent 
noiselessly. Each link l א E is associated with a 
nonnegative real number cl representing its transmission 
capacity in bits per unit time. The origin and destination of 
a link lא E are denoted as o(l) and d(l), respectively, where 
o(l) ≠ d(l) ׊ l  א E is obtained as a coding function of 
information received at o(l). 
 
There are r discrete memoryless information source 
processes X1, X2...Xr, which are random binary sequences. 
The processors may change according to the parallel 
architecture. We denote the Slepian–Wolf region of the 
sources 
࣬SW = ൛ሺܴ1 , ܴ2 , … , ܴrሻ : ∑ ܴi௜אௌ > H ሺܺS |ܺௌ೎ሻ ׊ ܵ ك
ሼ1, 2, … , ݎ ሽൟ 
Where, XS = ൫ܺi1, ܺi2, … , ܺi|S|൯, ݅k אS, k = 1… |S|.  Source 
process Xi is generated at node a(i), and multi-cast to all 
nodes j א b(i), where a : { 1,…, r} → V and b : {1,…, r} 
→ 2V are arbitrary mappings. For parallel architectures, we 
have considered the same approach to implement the 
network coding. In this paper, we consider the 
(multisource) multicast case where b(i) = {β1,…, βd} for 
all iא [1, r]. The node a(1),…, a(r) are called source nodes 
and the β1,…, βd are called receiver nodes, or receivers. 
For simplicity, we assume subsequently that a(i) ≠ βj׊iא 
[1, r], jא [1, d]. For data communication at different step, 
the source and destination nodes changes according to the 
flow of data in the algorithm. If the receiving node is able 
to encode the complete source information, than 
connection requirements are fulfilled. For parallel 
communication, we have used these sets of connection 
requirements for level of communication, which is 
encoded at each level (step of algorithm). To specify a 
multicast connection problem we used 1) a graph G (V, E), 
2) a set of multicast connection requirements, and 3) a set 
Þ7 
ζ5(ζ1đ1+ζ2đ2) 
+ ζ6 (ζ3đ1+ζ4đ2) 
 
ζ1đ1+ζ2đ2 
Þ1 ζ3đ1+ζ4đ2 
(đ1, đ2) 
Þ4 
Þ5 
Þ2 
Þ3 
Þ6 
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of link capacity {cl | l  א  E}.To explain linear–code 
multicast (LCM) with parallel communication network, we 
present some terminologies, definitions and assumptions. 
Conventions: 1) In MMT network, the edges e.g., (Þ1, Þ2) 
א(E) denotes that (Þ1, Þ2) is a bi-directed edge [18], but 
this edge may act as unidirectional depending on the 
algorithm. 2) The information unit is taken as a symbol in 
the base field, i.e., 1 symbol in the base field can be 
transmitted on a channel every unit time [1]. 
Definitions: 1) The communication in MMT network is 
interblock and intrablock [18]. LNC is implemented in 
blocks first and then in complete network. 2) A LCM on a 
communication network (G, o(l)) is an assignment of 
vector space v (Þi) to every node Þi and a vector v (Þi, Þj) 
to every edge Þi, Þj [1] such that 
v(o(l)) = Ω; 
v(Þi, Þj) א v (Þi) for every edge Þi, Þj; 
for any collection א d(l) of nonsource nodes in the network  
ۃሼݒሺÞ1ሻ: Þ1 א ݀ሺ݈ሻሽۄ ൌ ۃሼݒሺÞi, Þjሻ: Þi ב ݀ሺ݈ሻ, Þj א  ݀ሺ݈ሻሽۄ 
Assumptions: 1) Each source process Xi has one bit per 
unit time entropy rate for independent source process, 
while larger rate sources are modeled as multiple sources. 
2) Modeling of sources as linear combinations of 
independent source processes for linearly correlated 
sources. 3) Links with lא E is supposed having a capacity 
cl of one bit per unit time for both independent as well as 
linear correlated sources. 4) Both cyclic (networks with 
link delays because of information buffering at 
intermediate nodes; operated in a batched [2] fashion, 
burst [11], or pipelined [12]) and acyclic networks 
(networks whose nodes are delay-free i.e. zero-delay) are 
considered for implementation of LNC on parallel 
networks, by analyzing parallel network to be a cyclic or 
acyclic. 5) We are repeatedly using either of these terms 
processor and nodes, throughout the paper, which signify 
common significance.  
 
The network may be analyzed to be acyclic or cyclic using 
scalar algebraic network coding framework [13]. Let us 
consider the zero-delay case first, by representing the 
equation ܻj ൌ ∑ ܽi, j ܺiሼ௜:௔ሺ௜ሻ ୀ௢ሺ௝ሻሽ ൅ ∑ ݂l,j ܻl.ሼ௟:ௗሺ௟ሻୀ௢ሺ௝ሻሽ   
The sequence of length-u blocks or vectors of bits, which 
are treated as elements of a finite field Fq, q = 2u. The 
information process Yj transmission on a link j is formed as 
a linear combination, in Fq, of link j’s inputs, i.e., source 
processes Xi for which a(i) = o(j) and random processes Yl 
for which d(l) = o(j). The ith output process Zβ,i at receiver 
node β is a linear combination of the information processes 
on its terminal links, represented as 
ܼβ,i ൌ ∑ ܾβ,i, l ܻlሼ௟:ௗሺ௟ሻୀఉሽ . 
 
Memory is needed, for link delays on network for 
multicast, at receiver (or source) nodes, but a memoryless 
operation suffices at all other nodes [12]. The linear 
coding equation for unit delay links (considered) are 
ܻj (t+1) ൌ ∑ ܽi, j ܺiሼ௜:௔ሺ௜ሻ ୀ௢ሺ௝ሻሽ (t) ൅ ∑ ݂l,j ܻl(t).ሼ௟:ௗሺ௟ሻୀ௢ሺ௝ሻሽ  
ܼβ,i (t+1) ൌ
∑ Åஜ௨ୀ଴ β,iሺݑሻ ܼβ,iሺݐ െ ݑሻ ൅ ∑ ∑ Äஜ௨ୀ଴ β,i,lሺݑሻ ܻlሺݐ െሼ௟:ௗሺ௟ሻୀఉሽ
ݑሻ 
 
whereXi (t), Yj(t), ܼβ,i (t), Åβ,i (t), and Äβ,i,l (t) are the values 
of variables at t time and represents the required memory. 
In terms of delay variable D these equation are as ܻj (D) ൌ∑ ܦܽi, j ܺiሼ௜:௔ሺ௜ሻ ୀ௢ሺ௝ሻሽ (D) ൅ ∑ ܦ݂l,j ܻl(t).ሼ௟:ௗሺ௟ሻୀ௢ሺ௝ሻሽ  
ܼβ,i (D) ൌ ෍ ܾβ,i, l (D)ܻl
ሼ௟:ௗሺ௟ሻୀఉሽ
(D). 
where 
ܾβ,i, l (D) ൌ ∑ ܦ
u+1 Äβ,i,l (u)ஜ௨ୀ଴
1 െ ∑ ܦu+1ஜ௨ୀ଴ ∑ Åஜ௨ୀ଴ β,iሺݑሻ
 
 
and ܺi (D) ൌ ∑ ܺiஶ௧ୀ଴ ሺݐሻ ܦt 
                ܻj (D) ൌ ෍ ܻt
ஶ
௧ୀ଴
ሺ݆ሻ ܦt,            ܻj (0) = 0 
ܼβ,i (D) ൌ ෍ ܼβ,i (D)
ஶ
௧ୀ଴
ሺݐሻ ܦt,   ܼβ,i (0) = 0 
The above given coefficients can be collected into r × |E| 
matrices. These coefficients can be used from the 
transmission in parallel network. These matrices will be 
formed for both cyclic and acyclic cases. 
ܣ ൌ ൜ ሺܽi,j ሻin the acyclic delay-free caseሺܦܽi,j ሻin the cyclic case with delay 
And B  = ሺܾβ,i,l ሻ, and the matrix |E| × |E| 
ܨ ൌ ൜ ሺ݂l,j ሻin the acyclic delay-free caseሺܦ݂l,j ሻin the cyclic case with delay 
Now, let us consider an example of parallel network (Ň) 
(MMT), in which processor Þ1 (unique processor, without 
any incoming at that instant of time) to node Þ2and Þ3, 
sends two bits, (đ1, đ2) as given in figure 2. 
 
 
 
Fig. 2. A row of a block of MMT with n = 3, where n is the number of 
processors in MMT architecture. The detailed MMT architecture is given 
in figure 3 for more simplicity to the readers. 
 
 
 
Fig. 3. 3×3 Multi-Mesh of Trees (MMT) (Ň).  (All interblock links are 
not shown. The Þ(1,3,1,3), Þ(2,3,1,3), Þ(3,3,1,3) are the processor index value 
which is used to identify individual processors through-out the 
architecture). 
Þ1 Þ3 Þ2 
Þ(1,3,1,3) 
Þ(2,3,1,3) 
Þ(3,3,1,3) 
Þ(1,1,1,3) 
Þ(2,1,1,3) 
Þ(3,1,1,3) 
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This linear coding is achieved with the LCM-PA 
൫߰,  used  to  replace  LCM-PA  further  for  equations൯  is 
specified by 
߰ሺÞ1, Þ2ሻ ൌ  ߰ሺÞ1, Þ3ሻ ቀ11ቁ 
The matrix product of (đ1 đ2) with the column vector 
assigned by ߰ is the data sent in a row of MMT. Further, 
for n number of processors the data received by other 
processors will be đ1 + đ2, where vector đ1 + đ2 reduce to 
the exclusive-OR đ1 ۩ đ2. Also, for every ߰ on a network, 
for all nodes Þ3 (which is the receiving processor) [1] 
dim ሺݒሺÞ3) ≤ maxflow(Þ3). 
This shows that maxflow(Þ3) is an upper bound on the 
amount of information received at Þ3 when a LCM ߰ is 
used [1]. 
3. Implementation of AAB on Parallel 
Network 
In this section, we implement AAB on parallel network 
(MMT). For implementation, we are using AAB 
algorithm, which involves ten steps to completely transfer 
and receive information of all processors to all processors 
in MMT [19] and implement LNC using LCM-PA model 
in next section. We consider the MMT network with n = 8, 
where n is number of processors and in algorithm and we 
consider N= n2ൈn2, nN and a block = nൈn= row× 
column. The time taken to transfer and receive all 
information at each step of algorithm is listed in [19] 
involved in AAB algorithm. 
For implementation of AAB on MMT network, first we 
state a reason for using this network. MMT network is 
better than other traditional parallel networks (we 
compared few of them e.g., Multi-Mesh (MM) [20, 21]) 
based on the topological properties of MMT, which is 
comparable regarding efficiency parameters. A 
comparison of these networks, based on some parameters, 
is given in figure 4 and a comparison between 2D Sort on 
MM and MMT for different values of processor is given in 
figure 5. 
 
Fig. 4. Comparison of MMT and MM on the basis of Communication 
links, Solution of Polynomial Equations, One to All and Row & Column 
Broadcast. 
 
Fig. 5. A comparison between 2D Sort on MM and MMT for different 
values of processor. 
Table 2 [18, 22] shows characteristics of various processor 
organizations based on some of the network optimization 
parameters. From all these network architectures MMT is 
more optimum network to be used. 
 
Table 2: Characteristics of Various Processor Organizations. 
Network Nodes Diameter Bisection 
Width 
Constant
Number 
of Edges 
Constant 
Edge 
Length 
1-D mesh k ݇ െ 1 1 Yes Yes 
2-D mesh k2 2ሺ݇ െ 1ሻ ݇ Yes Yes 
3-D mesh k3 3ሺ݇ െ 1ሻ ݇ଶ Yes Yes 
Binary 
tree 
2௞ െ 1 2ሺ݇ െ 1ሻ 1 Yes No
4-ary 
hypertree 
2௞ሺ2௞ െ 1ሻ 2݇ 2௞ାଵ Yes No
Pyramid 4݇ଶ െ 1ሻ 3⁄  2log݇ 2݇ Yes No
Butterfly ሺ݇ ൅ 1ሻ2௞ 2݇ 2௞ Yes No
Hypercube 2௞ ݇ 2௞ିଵ No No
Cube-
connected 
cycles 
݇2௞ 2݇ 2௞ିଵ Yes No
Shuffle-
exchange 
2௞ 2݇ െ 1 ൒ 2௞ିଵ ݇⁄  Yes No
De Bruijn 2௞ ݇ 2௞ ݇⁄  Yes No
MMT k4 4log݇
൅ 2
2ሺ݇ െ 1ሻ Yes No 
MM k4 2݇ 2ሺ݇ െ 1ሻ No No 
 
Now, to demonstrate the algorithm, we consider N= 
82ൈ82= 4096 nodes, as the size of network, where each 
block consists of 8ൈ8 i.e., row × column. For clarity in 
explaining each step of algorithm, we have used either one 
row or one column, based on the algorithm, to show the 
flow of data in each step. For every step the data flow 
varies, so for each step different algorithms are used.  
Figure 6 shows first row in first block of the network and 
the connectivity between the processors is based on the 
topological properties of MMT [18]. We have considered 
that each processor is having a Working Array (WA) which 
consist of the processor index (Pn) and information 
associated with that processor (In). The size of working 
array is based on the size of network used, i.e. for n = 8, 
the size of WA = 8.    
  
0
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WA (1,2,3,4,5,6,7,8) 
WA (1,2,3,4,5,6,7,8) 
WA (1,2,3,4,5,6,7,8) 
WA (1,2,3,4,5,6,7,8) 
WA (1,2,3,4,5,6,7,8) 
WA (1,2,3,4,5,6,7,8) 
WA (1,2,3,4,5,6,7,8) 
WA (1,2,3,4,5,6,7,8) WA8 
WA1 
WA2 
WA3 
WA4 
WA5 
WA6 
WA7 
 
 
WA1  WA2  WA3  WA4  WA5 WA6 WA7 WA8 
Fig. 6. Shows initial condition of processors containing WA(only one 
row of a block of 8 × 8 MMT is shown) 
 
The figure 7 (a) shows the position of data after 
completion of step 1 and figure 7 (b) shows the content of 
WA1after step 1. 
 
    
     WA1 
      Fig. 7.  (a) After Step 1                      (b) Content of WA1after Step 1                  
Algorithm 1. Step 1 of AAB 
a. /* This operation is common between all processors of each 
row of each block,  
b. Each node is represented by ࢔ሺહ,,ܑ,ܒሻ; where α,  are the block 
index and i, j are node index (see figure M) 
c. The transfer is conducted in order ࢔ሺહ,,ܑ,ܒሻ૛ൈ࡯࢕࢛࢔࢚ ࢕ࢌ ࡵ࢚ࢋ࢘ࢇ࢚࢏࢕࢔ି૚ ൏ ݆ ൑࢔ሺહ,,ܑ,ܒሻ
૛ൈ࡯࢕࢛࢔࢚ ࢕ࢌ ࡵ࢚ࢋ࢘ࢇ࢚࢏࢕࢔ି૚ */ 
1: Starting from each row of each block of network, such that the 
processor with greater index value will transfer data to lower 
index processors linked according to the topological properties 
of network. 
2: repeat 
3: Select nodes ݊ሺ஑,,୧,ಿమ ାଵሻ, ݊ቀ஑,,୧,ಿమ ାଶቁ, ݊ቀ஑,,୧,ಿమ ାଷቁ, … ݊ሺ஑,,୧,ேሻܰ 
from each block of network such that at each transfer the block 
is divided in two parts (e.g. if N = 40, number of nodes in 
blocks will also be 40 and division will be 1 to 20 and 21 to 40th 
index position) and transfer message to remaining nodes 
݊ሺ஑,,୧,ଵሻ, ݊ሺ஑,,୧,ଶሻ, ݊ሺ஑,,୧,ଷሻ, … ݊ሺ஑,,୧,ಿమ ሻܰ  linked according to 
topological properties of this network.  
Note: The message will be transferred from higher processor 
index to lower. 
4: Select nodes ݊ሺ஑,,୧,ଵሻ, ݊ሺ஑,,୧,ଶሻ, ݊ሺ஑,,୧,ଷሻ, … ݊ቀ஑,,୧,ಿమ ቁܰ  (other 
than the nodes from which message has already transferred) 
from each block of network such that at each transfer these 
nodes are divided in two parts (same as in 3; 
i.e. ݊ሺ஑,,୧,ଵሻ, ݊ሺ஑,,୧,ଶሻ, … ݊ቀ஑,,୧,ಿర ቁ, and  ݊ቀ஑,,୧,ಿర ାଵቁ, ݊ቀ஑,,୧,ಿర ାଶቁ … ݊ቀ஑,,୧,ಿమ ቁܰ . Now  ݊ቀ஑,,୧,ಿర ାଵቁ, ݊ቀ஑,,୧,ಿర ାଶቁ … ݊ቀ஑,,୧,ಿమ ቁ  will transfer respective 
messages to ݊ሺ஑,,୧,ଵሻ, ݊ሺ஑,,୧,ଶሻ, … ݊ቀ஑,,୧,ಿర ቁ, linked according to 
topological properties of this network. 
5: until all nodes have finished transmitting and forwarding. 
 
Algorithm 2. Step 2 of AAB 
a. /* This operation is common between all root processors of 
each row of each block,  
b. Root processors of each row of a block are identified as in 
figure B, 
c. The transfer of information of all root processors of respective 
rows is conducted according to connectivity. */ 
1: Starting from each row of each block.  The root nodes of 
respective rows will transfer data to connected nodes of that 
row. 
2: repeat 
3: until all nodes have received the information of root processors. 
 
After the completion of step 2 the position of data in a row 
is shown in figure 8. The data from the root node of a row 
of all blocks of network receives the complete information 
of that row as the content of WA1.  
 
 
                                          WA1   WA1   WA1   WA1  WA1   WA1   WA1   WA1 
Fig. 8. After Step 2 
Algorithm 3. Step 3 of AAB 
a. /* This operation is common between all root processors of 
each column of each block,  
b. The transfer is conducted in order ࢔ሺહ,,ܑ,ܒሻ૛ൈ࡯࢕࢛࢔࢚ ࢕ࢌ ࡵ࢚ࢋ࢘ࢇ࢚࢏࢕࢔ି૚ ൏ ݅ ൑࢔ሺહ,,ܑ,ܒሻ
૛ൈ࡯࢕࢛࢔࢚ ࢕ࢌ ࡵ࢚ࢋ࢘ࢇ࢚࢏࢕࢔ି૚ */ 
1: Starting from each column of each block of network, such that 
the processor with greater index value will transfer data to 
lower index processors linked according to the topological 
properties of network. 
2: repeat 
3: Select nodes ݊ሺ஑,,୧,ಿమ ାଵሻ, ݊ቀ஑,,୧,ಿమ ାଶቁ, ݊ቀ஑,,୧,ಿమ ାଷቁ, … ݊ሺ஑,,୧,ேሻܰ 
from each block of network such that at each transfer the block 
is divided in two parts (e.g. if N = 40, number of nodes in 
blocks will also be 40 and division will be 1 to 20 and 21 to 
40th index position) and transfer message to remaining nodes 
݊ሺ஑,,୧,ଵሻ, ݊ሺ஑,,୧,ଶሻ, ݊ሺ஑,,୧,ଷሻ, … ݊ሺ஑,,୧,ಿమ ሻܰ  linked according to 
topological properties of this network. 
 
 
 
 
 
 
 
 
 
Fig. 9. a) Step 3     b) After Step 3     c) Step 4      d) After Step 4 
Figure 9 shows the Step 3 and 4 in which the 
communication is performed in each column of each block 
of the network. After the completion of step 4 each column 
of each block of network consists of complete information 
of respective column. 
 
Algorithm 4. Step 4 of AAB 
a. /* This operation is common between all root processors of 
each column of each block,  
b. Root processors of each column of each block are identified as 
in figure C, 
c. The transfer of information of all root processors of respective 
columns is conducted according to connectivity. */ 
1: Starting from each column of each block.  The root nodes of 
respective columns will transfer data to connected nodes of that 
P1 P2 P2 P4 P5 P6 P7 P8
I1 I2 I3 I4 I5 I6 I7 I8
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row. 
2: repeat 
3: until all nodes have received the information of root processors. 
 
Algorithm 5. Step 5 of AAB (Interblock Communication) 
/* The step is performed using the horizontal interblock links 
of this network which transfers the information of all the blocks 
of respective rows to the root processors of respective block 
with processor index (࢐ ൌ ࡺ) */  
 
1: Starting from each blocks of each rows the information is 
communicated to the root processors of respective block in 
such a manner that the processor index  ݊ሺ஑,,୧,୨ୀேሻ. 
2: In one communication step this information is broadcasted to 
every root processor of respective block of respective row. This 
step is performed on entire network.  
Note: At the end of this step every root processor contains the 
information of complete block from which this information is 
broadcasted. 
 
Algorithm 6. Step 6 of AAB (Interblock Communication) 
a. /* This step uses algorithm 3 for communicating the 
information received after step 5 (algorithm 5). 
b. This operation is common between all root processors of each 
column of each block,  
c. The transfer is conducted in order ࢔ሺહ,,ܑ,ܒሻ૛ൈ࡯࢕࢛࢔࢚ ࢕ࢌ ࡵ࢚ࢋ࢘ࢇ࢚࢏࢕࢔ି૚ ൏ ݅ ൑࢔ሺહ,,ܑ,ܒሻ
૛ൈ࡯࢕࢛࢔࢚ ࢕ࢌ ࡵ࢚ࢋ࢘ࢇ࢚࢏࢕࢔ି૚ */ 
1: Starting from each column of each block of network, such that 
the processor with greater index value will transfer data to 
lower index processors linked according to the topological 
properties of network. 
2: repeat 
3: Select nodes ݊ሺ஑,,୧,ಿమ ାଵሻ, ݊ቀ஑,,୧,ಿమ ାଶቁ, ݊ቀ஑,,୧,ಿమ ାଷቁ, … ݊ሺ஑,,୧,ேሻܰ 
from each block of network such that at each transfer the block 
is divided in two parts and transfer message to remaining nodes 
݊ሺ஑,,୧,ଵሻ, ݊ሺ஑,,୧,ଶሻ, ݊ሺ஑,,୧,ଷሻ, … ݊ሺ஑,,୧,ಿమ ሻܰ  linked according to 
topological properties of this network. 
 
Algorithm 7. Step 7 of AAB (Interblock Communication) 
/* One-to-all broadcast is used in the block*/ 
To transfer the information of a block in a row to other block of 
respective rows the one-to-all broadcast algorithm is used. 
Note: At the end of this step, complete blocks of each row have 
information of all processors in that row. 
 
Algorithm 8. Step 8 of AAB (Interblock Communication) 
/* The step is performed using the horizontal interblock links of 
this network which transfers the information of all the blocks of 
respective columns to the root processors of respective block 
with processor index (࢏ ൌ ࡺ) */  
 
1: Starting from each blocks of each columns the information is 
communicated to the root processors of respective block in 
such a manner that the processor index  ݊ሺ஑,,୧ୀே,୨ሻ. 
2: In one communication step this information is broadcasted to 
every root processor of respective block of respective column. 
This step is performed on entire network.  
Note: At the end of this step every root processor contains the 
information of complete block from which this information is 
broadcasted. 
 
Algorithm 9. Step 9 of AAB 
a. /* This operation is common between all processors of each 
row of each block,  
b. Each node is represented by ࢔ሺહ,,ܑ,ܒሻ;  
c. The transfer is conducted in order ࢔ሺહ,,ܑ,ܒሻ૛ൈ࡯࢕࢛࢔࢚ ࢕ࢌ ࡵ࢚ࢋ࢘ࢇ࢚࢏࢕࢔ି૚ ൏ ݅ ൑࢔ሺહ,,ܑ,ܒሻ
૛ൈ࡯࢕࢛࢔࢚ ࢕ࢌ ࡵ࢚ࢋ࢘ࢇ࢚࢏࢕࢔ି૚ */ 
1: Starting from each row of each block of network, such that the 
processor with greater index value will transfer data to lower 
index processors linked according to the topological properties 
of network. 
2: repeat 
3: Select nodes ݊ሺ஑,,୧,ಿమ ାଵሻ, ݊ቀ஑,,୧,ಿమ ାଶቁ, ݊ቀ஑,,୧,ಿమ ାଷቁ, … ݊ሺ஑,,୧,ேሻܰ 
from each block of network such that at each transfer the block 
is divided in two parts and transfer message to remaining nodes 
݊ሺ஑,,୧,ଵሻ, ݊ሺ஑,,୧,ଶሻ, ݊ሺ஑,,୧,ଷሻ, … ݊ሺ஑,,୧,ಿమ ሻܰ  linked according to 
topological properties of this network.  
Note: The message will be transferred from higher processor 
index to lower. 
4: Select nodes ݊ሺ஑,,୧,ଵሻ, ݊ሺ஑,,୧,ଶሻ, ݊ሺ஑,,୧,ଷሻ, … ݊ቀ஑,,୧,ಿమ ቁܰ  (other 
than the nodes from which message has already transferred) 
from each block of network such that at each transfer these 
nodes are divided in two parts (same as in 3; 
i.e. ݊ሺ஑,,୧,ଵሻ, ݊ሺ஑,,୧,ଶሻ, … ݊ቀ஑,,୧,ಿర ቁ, and  ݊ቀ஑,,୧,ಿర ାଵቁ, ݊ቀ஑,,୧,ಿర ାଶቁ … ݊ቀ஑,,୧,ಿమ ቁܰ . Now  ݊ቀ஑,,୧,ಿర ାଵቁ, ݊ቀ஑,,୧,ಿర ାଶቁ … ݊ቀ஑,,୧,ಿమ ቁ  will transfer respective 
messages to ݊ሺ஑,,୧,ଵሻ, ݊ሺ஑,,୧,ଶሻ, … ݊ቀ஑,,୧,ಿర ቁ, linked according to 
topological properties of this network. 
5: until all nodes have finished transmitting and forwarding. 
 
Algorithm 10. Step 10 of AAB 
/* AAB is used in the block*/ 
Select block from each column to transfer information of a 
block in a column to other block of respective columns for this 
AAB is used. 
Note: At the end of this step, all the processors of each block 
contains information of all processors of the network. 
4. Implementing LNC on AAB using MMT 
In this section we implement network coding for each step 
to make the communication faster and increase the rate of 
information transmitted from each node. We consider 
network as delay-free (acyclic) and o(l) ≠ d(l). The 
algorithm results are analyzed later with n= 8 processors.  
For each step independent and different algorithms are 
used (see section IV) and linear coding is implemented 
with each algorithm. According to algorithm 1, data from 
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ζ2đ7+ ζ3đ6 + ζ6đ3 
ζ4đ5 
ζ3đ6 
ζ2đ7 
ζ1đ8 
đ1 đ2 đ3 đ4 đ5 đ6 đ7 đ8
đ1 đ2 đ3 đ4
ζ1đ8+ ζ5đ4 
đ1 
ζ2đ7+ ζ3đ6 + ζ6đ3 ζ1đ8+ ζ4đ5 + ζ5đ4 + ζ7đ2 đ2
all processors are transferred with n = 8 and count = 1 to 2 
i.e, ሺ8/ሺ2 ൈ 1 –  1ሻሻ <݆  ሺ8/2 ൈ 1ሻ  ൌ  8 <݆  4 , which 
means the processors Þ1, Þ2, Þ3 and Þ4 will receive data 
from Þ5, Þ6, Þ7  and Þ8, shown in figure 10.  
 
 
 
   Þ1     Þ2     Þ3     Þ4     Þ5      Þ6      Þ7      Þ8                   Þ1      Þ2     Þ3      Þ4     Þ5     Þ6      Þ7     Þ8   
                         (a)                                          (b) 
Fig. 10. (a) Shows the indexing of processors with respect to nodes in the 
figure. (b) Shows the direction of flow of data in step 1 of AAB 
algorithm on MMT, Þ1, Þ2, Þ3and Þ4 are the processor receiving data and 
Þ5, Þ6, Þ7 and Þ8 are the sending processors. The dotted line distinguishes 
between the receiving and sending processors in first iteration of step 1. 
Step 1: Linear coding is implemented on Þ1, Þ2 and 
Þ3processors, as these are receiving a set of data form 
source processors Þ5, Þ6, Þ7 and Þ8 in first iteration. 
Processor Þ8 is source and Þ4 is its destination; Þ7 and Þ6 
are sources and Þ3 is their destination; lastly in logn 
iteration i.e. (3 iteration for n = 8), Þ1 will receive data 
from Þ2 and Þ3. After implementation of LNC according 
to LCM-PA on these sources and destinations, step 1 will 
work as in figure 11. During first iteration of AAB on 
MMT, LCM-PA will work as in figure 11 (a). Data from 
Þ5, Þ6, Þ7 and Þ8 is sent to Þ2, Þ3, Þ3 and Þ4 respectively. 
So, the complete set of data from all processors reached 
processor Þ1,i.e. after execution of step 1 all data, in a row, 
will reach its root processors, but due to LCM-PA the data 
reached Þ1  will have time complexity of  ሺlog݊ െ 1ሻ, as one step is reduced during transfer of the 
data using LCM-PA model. 
 
 
 
 
 
               Þ1                  Þ2                 Þ3                 Þ4                 Þ5                Þ6                  Þ7               Þ8 
     (a) 
 
 
 
 
 
               Þ1                                               Þ2                                                 Þ3                                                  Þ4 
     (b) 
 
 
 
   Þ1                                                                                                                                                             Þ2 
      (c) 
Fig. 11. (a) Iteration first of step 1; data from processers Þ5, Þ6,Þ7 andÞ8is 
sent to processors to Þ4,Þ3, Þ3 and Þ2 respectively. (b) Iteration second of 
step 1; data from processers Þ4 and Þ3is sent to processors to  Þ2and 
Þ1respectively. (c) Iteration third of step 1; data from processers Þ2 is sent 
to processors Þ1. 
Step 2: The root processors of each row, ( Þ1 : root 
processor of first block and first row) will broadcast the 
data (from Þ1: ζ1đ8+ ζ2đ7 + ζ3đ6 +ζ4đ5 + ζ5đ4 + ζ6đ3 + ζ7đ2) to 
all the processors of respective row using intrablock links 
transfer, see figure 12. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 12. The data from each row root processor is broadcasted to other 
processors of respective row in each block. 
The time complexity for this step will be reduced by n i.e., 
n(logn-1). This step is a broadcasting step in each block 
with intrablock links of MMT. At the end of this step, 
complete data from root processor is received by 
otherprocessors of that row. LCM-PA is applied at the 
same level as in step 1, but the size of data increases to n. 
Step 3: This step is similar to step 1, but in this step the 
data is broadcasted in column-wise order of each block. 
Linear coding is implemented on Þ11, Þ12 and 
Þ13processors, as these are receiving a set of data form 
source processors Þ15, Þ16, Þ17 and Þ18 in first iteration. 
Processor Þ18 is source and Þ14 is its destination; Þ17 and 
Þ16 are sources and Þ13 is their destination; lastly in logn 
iteration i.e. (3 iteration for n = 8), Þ11 will receive data 
from Þ12 and Þ13. After implementation LCM-PA on these 
sources and destinations, step 3 works as in figure 13. 
Step 4: In this step all the root processors of each column 
and each block, (Þ11: root processor of first block and first 
column) will broadcast the data (from Þ11: ζ1đ18+ ζ2đ17+ ζ3đ16+ ζ4đ15+ ζ5đ14 + ζ6đ13+ ζ7đ12) to all the processors of 
respective column using intrablock links transfer, see 
figure 14. The time complexity of this step is reduced by 
n2 i.e, n2(logn-1) = n2logn-n2. The coefficient value (ζi) in 
step 4 is different from the coefficient value in step 1. 
Step 5: After step 4, each processors of respective columns 
contains information of all processors of that column. The 
step 5, perform the interblock communication using the 
horizontal interblock links which transfers this information 
(of all the blocks of respective rows) to the root processors 
(of respective block), and this requires one communication 
step (CS) [19]. The time complexity of this step will be 
same as of AAB i.e. 1CS. 
Step 6: Using step 3, for transferring information of all the 
processors in the column at the processors with P_ID 
(j=n), so the WA of all the processors is transferred in the 
Þ8Þ7Þ6Þ5 Þ4 Þ3Þ2Þ1
The data from Þ1is broadcasted    
 to other processors of this row 
(ζ1đ8+ ζ2đ7 + ζ3đ6 
+ ζ4đ5 + ζ5đ4 + ζ6đ3 
+ ζ7đ2) đ5 
đ6 đ1 đ2 đ3 đ4 đ7 đ8 
IJCSI International Journal of Computer Science Issues, Vol. 8, Issue 3, No. 1, May 2011 
ISSN (Online): 1694-0814 
www.IJCSI.org 
 
469
 
ζ4đ15 
ζ2đ17 ζ1đ18 
đ14 
ζ3đ16 
Þ16 
Þ15 
Þ14 
Þ13 
Þ12 
Þ11 
đ18 
đ17 
đ16 
đ15 
đ13 
đ12 
đ11 
Þ17 
Þ18 
Þ12 
Þ11 
đ12 
đ11 Þ12 
ζ 2đ
17
+ 
ζ 3đ
16
 +
 ζ 6đ
13
 
Þ14 
Þ13 
Þ11 
đ14 
đ13 
đ12 
đ11 
ζ 1đ
18
+ 
ζ 5đ
14
 
ζ 2đ
17
+ 
ζ 3đ
16
 +
 ζ 6đ
13
 
ζ 1đ
18
+ 
ζ 4đ
15
 +
 ζ 5đ
14
 +
 ζ 7đ
12
 
Th
e 
da
ta
 fr
om
 Þ
1i
s b
ro
ad
ca
st
ed
to
ot
he
r 
pr
oc
es
so
rs
 o
f t
hi
s r
ow
 
Þ18 
Þ17 
Þ16 
Þ15 
Þ14 
Þ13 
Þ12 
Þ11 (ζ1đ18+ ζ2đ17 + ζ3đ16 
+ ζ4đ15 + ζ5đ14 + ζ6đ13 
+ ζ7đ12) 
column in the order ݊/ሺ2ܿ݋ݑ݊ݐ– 1ሻ  ൏ ݆ ൑   ݊/ሺ2ܿ݋ݑ݊ݐሻ. 
Time complexity of step 6: n3logn. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
              (a)                            (b)                          (c) 
 
Fig. 13. (a) Iteration first of step 3; data from processers Þ15, Þ16,Þ17 
andÞ18 is sent to processors to Þ14,Þ13, Þ13 and Þ12 respectively. (b) 
Iteration second of step 3; data from processers Þ14 and Þ13 is sent to 
processors to  Þ12 and Þ11 respectively. (c) Iteration third of step 3; data 
from processers Þ12 is sent to processors Þ11. 
 
 
 
 
 
 
 
 
 
 
Fig. 14. The data from each column root processor is broadcasted to other 
processors of respective column in each block. 
 
Step 7: Call one–to–all algorithm [19] in the block to 
transfer the INFO of other blocks (of respective rows) in 
n3logntime.At the end of this step, complete blocks of each 
row have INFO of all the processors in that row.Time 
complexity of step 7: n3logn. 
Step 8: This step performs the interblock communication 
using horizontal link transfer that transfers the INFO (of 
all the blocks of respective column) to the root processors 
(of respective block) with P_ID (i=n), and this requires 
one communication step.Time complexity of step 8:1CS. 
Step 9: Using step 1 transfer of INFO of all the processors 
with P_ID (i=n).Time complexity of step 9:n4logn. 
Step 10: Call AAB algorithm in the block to transfer the 
INFO of other blocks that column in the block with 
n4logntime complexity.Time complexity of step 10: 
n4logn. 
At the end of this step all, the processors of each block 
have the INFO of all processors of other blocks. 
5. Results and Simulations 
The implementation of linear coding using AAB on MMT 
enables the sharing of data between multiple processors, at 
a time unit, more convenient and easy. As the algorithm 
becomes more complex, the involvement of processors 
also increases. For parallel architectures, important issue is 
to make these architectures more processor utilitarian, 
otherwise the processors in these architectures are idle, and 
all are not in use at every step of algorithms. Also, the 
involvement of coefficients used to broadcast data is high, 
compared to coefficients involvement after 
implementation of LCM-PA with AAB on MMT. This 
makes the algorithm less complex as fewer amounts of 
coefficients are used for broadcasting data using linear 
coding. While broadcasting the data in AAB, the time 
involved to communicate and deliver/receive data from 
different processors is more. The fall of time complexity at 
different number of processors shows that the architecture 
is possible with a set of processors having a combination 
which makes the algorithm to be implemented with 
positive results.    
 
The algorithm starts with the execution of each step in the 
order defined (as step 1... step 10), as the execution of each 
step starts the involvement of each processors also 
increases to broadcast data. In parallel processing the 
algorithm starts with active processor and involves other 
processors as it progresses [22]. Figure 15 illustrate the 
involvement of processors with average percentage of 
iteration in each step. 
 
Fig. 15. Involvement of processors at different steps of algorithm. 
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Based on the above result in figure 15, as the iterations 
increases the involvement of processors also increases. 
The algorithm with LCM-PA approach, utilizes the 
maximum number of processors compared to without 
LCM-PA approach. So the utilization of processors in 
parallel architectures is also increases while using linear 
coding. 
 
 
6. Conclusion and Future Work 
 
We have presented a LCM-PA, model of linear coding, on 
parallel architecture with efficient implementation of our 
approach on AAB algorithm on MMT, with comparative 
time complexity after implementation with LCM-PA. Our 
model is network independent and can be implemented on 
any parallel architecture with assumptions to be common 
as we have used in section second.Future work includes 
extensions to this approach and analyzing the complexity 
aspects by implementing with other parallel algorithms 
(e.g. Multi-Sort [23]). In addition, to make the extension of 
this approach with LCM-PA model it is needed to be 
implemented with other parallel algorithms to make vision 
of research more clear. 
Appendix 
Here we provide the proof of all theorems, definitions and 
terms used with main text.  The definitions used in this 
paper are defined by other authors but for readers 
convenience they are elaborated with proof in this section.       
Definition 1 (Horizontal intrablock links). The processors 
in row i of each block ܤሺߙ,ሻare connected to form a 
binary tree rooted at ሺߙ, , ݅, 1ሻ, 1 ൑ ݅ ൑ ݊. That is, for 
݆ ൌ 1 to ݊/2  processor ܲሺߙ, , ݅, ݆ሻ is directly 
connected to the processors ܲሺߙ, , ݅, 2݆ሻ and 
ܲሺߙ, , ݅, 2݆ ൅ 1ሻ, whenever they exist. 
Proof.If this network is used for N number of processors 
than this type of link exists. Suppose N = 4, then total 
number of processors in the network are ܰସ ൌ 256 
processors, which are divide in four rows and four 
columns and each row and column consists of four 
block, and each block consists of four rows and four 
columns. Now according to definition 1, the processors 
of block ܤሺ1, 1ሻ are connected in order:  
    ܲሺ1, 1, 1, 1ሻܲሺ1, 1, 1, 2ሻ ܽ݊݀ ܲሺ1, 1, 1, 3ሻ; 
    ܲሺ1, 1, 1, 2ሻܲሺ1, 1, 1, 4ሻ;  //as ܲሺ1, 1, 1, 5ሻ  does not 
exist. 
    ܲሺ1, 1, 2, 1ሻܲሺ1, 1, 2, 2ሻ ܽ݊݀ ܲሺ1, 1, 2, 3ሻ; 
    ܲሺ1, 1, 2, 2ሻܲሺ1, 1, 2, 4ሻ; 
    ܲሺ1, 1, 3, 1ሻܲሺ1, 1, 3, 2ሻ ܽ݊݀ ܲሺ1, 1, 3, 3ሻ; 
    ܲሺ1, 1, 3, 2ሻܲሺ1, 1, 3, 4ሻ; 
    ܲሺ1, 1, 4, 1ሻܲሺ1, 1, 4, 2ሻ ܽ݊݀ ܲሺ1, 1, 4, 3ሻ; 
    ܲሺ1, 1, 4, 2ሻܲሺ1, 1, 4, 4ሻ; 
    As the values of i and j changes the number of 
connecting horizontal link also varies. 
Definition 2 (Vertical intrablock links). The processors in 
column j of each block ܤሺߙ, ሻ are also used to form a 
binary tree rooted at ሺߙ, , 1, ݆ሻ, 1 ൑ ݆ ൑ ݊. That is, for 
݅ ൌ 1 to ݊/2  processor ܲሺߙ, , ݅, ݆ሻ is directly 
connected to the processors ܲሺߙ, , 2݅, ݆ሻ and 
ܲሺߙ, , 2݅ ൅ 1, ݆ሻ, whenever they exist.  
Proof. If this network is used for N number of processors 
than this type of link exists. Suppose N = 4, then total 
number of processors in the network are ܰସ ൌ 256 
processors, which are divide in four rows and four 
columns and each row and column consists of four 
block, and each block consists of four rows and four 
columns. Now according to definition 2, the processors 
of block ܤሺ1, 1ሻ are connected in order: 
ܲሺ1, 1, 1, 1ሻܲሺ1, 1, 2, 1ሻ ܽ݊݀ ܲሺ1, 1, 3, 1ሻ; 
 ܲሺ1, 1, 2, 1ሻܲሺ1, 1, 4, 1ሻ;  //as ܲሺ1, 1, 5, 1ሻ  does not 
exist. 
ܲሺ1, 1, 1, 2ሻܲሺ1, 1, 2, 2ሻ ܽ݊݀ ܲሺ1, 1, 3, 2ሻ; 
ܲሺ1, 1, 2, 2ሻܲሺ1, 1, 4, 2ሻ; 
    ܲሺ1, 1, 1, 3ሻܲሺ1, 1, 2, 3ሻ ܽ݊݀ ܲሺ1, 1, 3, 3ሻ; 
    ܲሺ1, 1, 2, 3ሻܲሺ1, 1, 4, 3ሻ; 
    ܲሺ1, 1, 1, 4ሻܲሺ1, 1, 2, 4ሻ ܽ݊݀ ܲሺ1, 1, 3, 4ሻ; 
    ܲሺ1, 1, 2, 4ሻܲሺ1, 1, 4, 4ሻ; 
As the values of i and j changes the number of connecting 
horizontal link also varies. 
Definition 3 (Horizontal interblock links). α, 1 ൑ ߙ ൑ ݊, 
the processor ܲሺߙ, , ݅, 1ሻ  is directly connected to the 
processor ܲሺߙ, ݅, , ݊ሻ, 1 ൑ ݅,  ൑ ݊. It can be noted that 
for  ൌ ݅, these links connect two processors within the 
same block. 
Proof. These are the links between the boundary or corner 
processors of different blocks. If this network is used for 
N number of processors than this type of link exists. 
Suppose N = 4, according to definition 3, the processors 
for 1 ൑ ߙ ൑ ݊ are connected in order:  
 ܲሺ1, 1, 1, 1ሻܲሺ1, 1, 1, 4ሻ; ܲሺ1, 1, 2, 1ሻܲሺ1, 2, 1, 4ሻ; 
ܲሺ1, 1, 3, 1ሻܲሺ1, 3, 1, 4ሻ; ܲሺ1, 1, 4, 1ሻܲሺ1, 4, 1, 4ሻ; 
ܲሺ1, 2, 1, 1ሻܲሺ1, 1, 2, 4ሻ; ܲሺ1, 3, 1, 1ሻܲሺ1, 1, 3, 4ሻ; 
ܲሺ1, 4, 1, 1ሻܲሺ1, 1, 4, 4ሻ; ܲሺ2, 1, 2, 1ሻܲሺ2, 2, 1, 4ሻ; 
As the values of , ܽ݊݀ ݅changes the number of connecting 
horizontal links also varies. 
Definition 4 (Vertical interblock links). ,1 ൑  ൑ ݊, the 
processor ܲሺߙ, , 1, ݆ሻ  is directly connected to the 
processor ܲሺ݆, , ݊, ߙሻ, 1 ൑ ݆, ߙ ൑ ݊. It can be noted that 
for ߙ ൌ ݆, these links connect two processors within the 
same block. 
Proof. These are the links between the boundary or corner 
processors of different blocks. If this network is used for 
N number of processors than this type of link exists. 
Suppose N = 4, according to definition 3, the processors 
for 1 ൑  ൑ ݊ are connected in order:  
 ܲሺ1, 1, 1, 1ሻܲሺ1, 1, 4, 1ሻ; ܲሺ1, 1, 1, 2ሻܲሺ2, 1, 4, 1ሻ; 
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ܲሺ1, 1, 1, 3ሻܲሺ3, 1, 4, 1ሻ; ܲሺ1, 1, 1, 4ሻܲሺ4, 1, 4, 1ሻ; 
ܲሺ2, 1, 1, 1ሻܲሺ1, 1, 4, 2ሻ; ܲሺ3, 1, 1, 1ሻܲሺ1, 1, 4, 3ሻ; 
    ܲሺ4, 1, 1, 1ሻܲሺ1, 1, 4, 4ሻ; 
As the values of ߙ ܽ݊݀ ݅ changes the number of 
connecting vertical links also varies. 
Definition 5 (Directed Graph). A parallel network in any 
of the phase of communication is said to be directed 
based on the flow of data with respect to the algorithm.   
Proof. A parallel network is said to be directed, when the 
flow of data is decided based on some parameters. As 
MMT network is bidirectional, in some part of 
communication it is using a specific orientation for 
communication while in some parts it may be reverse, 
based on the algorithm used to decide the 
communication. As an example consider algorithm 1 in 
which the communication is performed from greater 
processor index to lesser processor index, so the 
direction is different from algorithm 2 in which the root 
processor transfers data to other processors of respective 
rows. 
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